http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Design and Implementation of 4 Bit Static RAM through Low-Power Pulse-Triggered Flip-Flop
G. Suresh,N. V. Lalitha,R. Aamani 보안공학연구지원센터 2015 International Journal of u- and e- Service, Scienc Vol.8 No.9
In this paper a low-power pulse-triggered structure and a modified true single latch structure based on a signal feed-through scheme is designed in TSMC CMOS 180 nm technology. The Pulse triggered flip-flop (P-FF) solves the problem of long discharging path and achieves better speed and power performance. The pre and post lay-out simulations has been done using Cadence tool, the performance analysis on power-delay-product metrics are obtained through simulation and finally a 4-bit RAM is designed by using P-FF and then the implementation has been done on SOC 11.10 technology.