http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
- 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
- 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
RISS 인기검색어
- 검색키워드
- 저자 : Choupan, Reza (검색결과 2 건)
- 무료
- 기관 내 무료
- 유료
-
A New Design for Cascaded Multilevel Inverters with Reduced Part Counts
Choupan, Reza,Nazarpour, Daryoush,Golshannavaz, Sajjad The Korean Institute of Electrical and Electronic 2017 Transactions on Electrical and Electronic Material Vol.18 No.4
This paper deals with the design and implementation of an efficient topology for cascaded multilevel inverters with reduced part counts. In the proposed design, a well-established basic unit is first developed. The series extension of this unit results in the formation of the proposed multilevel inverter. The proposed design minimizes the number of power electronic components including insulated-gate bipolar transistors and gate driver circuits, which in turn cuts down the size of the inverter assembly and reduces the operating power losses. An explicit control strategy with enhanced device efficiency is also acquired. Thus, the part count reductions enhance not only the economical merits but also the technical features of the entire system. In order to accomplish the desired operational aspects, three algorithms are considered to determine the magnitudes of the dc voltage sources effectively. The proposed topology is compared with the conventional cascaded H-bridge multilevel inverter topology, to reflect the merits of the presented structure. In continue, both the analytical and experimental results of a cascaded 31-level structure are analyzed. The obtained results are discussed in depth, and the exemplary performance of the proposed structure is corroborated.
-
A New Design for Cascaded Multilevel Inverters with Reduced Part Counts
Reza Choupan,Daryoush Nazarpour,Sajjad Golshannavaz 한국전기전자재료학회 2017 Transactions on Electrical and Electronic Material Vol.18 No.4
This paper deals with the design and implementation of an efficient topology for cascaded multilevel inverters with reducedpart counts. In the proposed design, a well-established basic unit is first developed. The series extension of this unit resultsin the formation of the proposed multilevel inverter. The proposed design minimizes the number of power electroniccomponents including insulated-gate bipolar transistors and gate driver circuits, which in turn cuts down the size of theinverter assembly and reduces the operating power losses. An explicit control strategy with enhanced device efficiency is alsoacquired. Thus, the part count reductions enhance not only the economical merits but also the technical features of the entiresystem. In order to accomplish the desired operational aspects, three algorithms are considered to determine the magnitudesof the dc voltage sources effectively. The proposed topology is compared with the conventional cascaded H-bridge multilevelinverter topology, to reflect the merits of the presented structure. In continue, both the analytical and experimental results ofa cascaded 31-level structure are analyzed. The obtained results are discussed in depth, and the exemplary performance ofthe proposed structure is corroborated.
연관 검색어 추천
이 검색어로 많이 본 자료
활용도 높은 자료
