RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      검색결과 좁혀 보기

      선택해제

      오늘 본 자료

      • 오늘 본 자료가 없습니다.
      더보기
      • 무료
      • 기관 내 무료
      • 유료
      • Foreground Digital Calibration for Split-Capacitor DAC in SAR ADC

        길명규(Myeonggyu Kil),김병호(Byoungho Kim) 대한전자공학회 2022 대한전자공학회 학술대회 Vol.2022 No.11

        Split-capacitive digital-to-analog converter (CDAC) in successive-approximation-resistor (SAR) analogto- digital converter (ADC) suffers from the linearity degraded by the capacitor mismatch and by parasitic capacitances from the least-significant-bit (LSB) array. This paper proposes a foreground digital calibration scheme to compensate nonidealities of a split-CDAC. The linearity errors of a split-CDAC are estimated by switching logic based on the proposed digital calibration. Our proposed SAR ADC architecture uses 10.5-bit uncalibrated output to generate 10-bit calibrated output by adding error codes and by multiplying calibration factor. The behavioral simulation results of a 10.5-bit SAR ADC showed the DNL and the INL improved 0.31LSB and 1.27LSB, respectively. SNDR and SFDR were enhanced by 6.2dB and 13dB for each.

      • A 10-Bit Split-SAR ADC with Perturbation-based Background Digital Calibration

        길명규(Myeonggyu Kil),김병호(Byoungho Kim) 대한전자공학회 2023 대한전자공학회 학술대회 Vol.2023 No.6

        It is hard to resolve the nonlinearity issue caused by the mismatch of bridge capacitor for split successiveapproximation-resistor (SAR) analog-to-digital converters (ADCs). Furthermore, the nonlinearity introduced by capacitor mismatch in the SAR ADCs affects more series problem on the ADC performance. This paper proposes a design method of a split SARADC with a background calibration to overcome both nonlinearities caused by the mismatches of a bridge capacitor as well as a binary-weighted capacitors. In this work, the same input signal is converted twice with additional capacitor, based on the perturbation manner. Then, the errors are calculated and those are alleviated in digital processing. The behavioral simulation results with the proposed 10bit split SAR ADC showed the enhanced DNL and INL as 0.69LSB and 0.75LSB, respectively. The SNDR and SFDR are improved by 4.72dB and 6.3dB, respectively.

      연관 검색어 추천

      이 검색어로 많이 본 자료

      활용도 높은 자료

      해외이동버튼