Design Optimization of Hybrid-Integrated 20-Gb/s Optical Receivers

다국어 초록 (Multilingual Abstract)

This paper presents a 20-Gb/s optical receiver circuit fabricated with standard 65-nm CMOS technology. Our receiver circuits are designed with consideration for parasitic inductance and capacitance due to bonding wires connecting the photodetector and the circuit realized separately. Such parasitic inductance and capacitance usually disturb the high-speed performance but, with careful circuit design, we achieve optimized wide and flat response. The receiver circuit is composed of a transimpedance amplifier (TIA) with a DC-balancing buffer, a post amplifier (PA), and an output buffer. The TIA is designed in the shunt-feedback configuration with inductive peaking. The PA is composed of a 6-stage differential amplifier having interleaved active feedback. The receiver circuit is mounted on a FR4 PCB and wire-bonded to an equivalent circuit that emulates a photodetector. The measured transimpedance gain and 3-dB bandwidth of our optical receiver circuit is 84 dBΩ and 12 GHz, respectively. 20-Gb/s 231−1 electrical pseudo-random bit sequence data are successfully received with the bit-error rate less than 10−12. The receiver circuit has chip area of 0.5 mm × 0.44 mm and it consumes excluding the output buffer 84 mW with 1.2-V supply voltage.

참고문헌 (Reference)

1 J. –S. Youn, "SNR characteristics of 850-nm OEIC receiver with a silicon avalanche photodetector" 22 (22): 900-907, 2014

2 J. Lu, "Modeling, design, and characterization of multiturn bondwire inductors with ferrite epoxy glob cores for power supply system-on-chip or system-in-package applications" 25 (25): 2010-2017, 2010

3 A. S. Sedra, "Microelectronic circuits" Oxford 1998

4 S. J. Koester, "Ge-on-SOIdetector/Si-CMOS-amplifier receivers for highperfomance optical-communication applications" 25 (25): 46-57, 2007

5 C. Kromer, "A low-power 20-GHz 52-dBP transimpedance amplifier in 80-nm CMOS" 39 (39): 885-894, 2004

6 Y. Dong, "A high-speed fullyintegrated POF receiver with large-area photo detectors in 65 nm CMOS" 47 (47): 2080-2092, 2012

7 T. Takemoto, "A compact 4 x 25-Gb/s 2.0 mW/Gb/s CMOS-based optical receiver for board-to-board interconnects" 28 (28): 3343-3350, 2010

8 J. –D. Jin, "A 40 Gb/s transimpedance amplifier in 0.18-μm CMOS technology" 43 (43): 1449-1457, 2008

9 T. Takemoto, "A 4 x 25-to-28Gb/s 4.9mW/Gb/s -9.7dBm high sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects" 118-120, 2013

10 J. Han, "A 20-Gb/s transformer-based current-mode optical receiver in 0.13-μm CMOS" 57 (57): 348-352, 2010

11 W. –Z. Chen, "A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end" 40 (40): 548-552, 2005

12 J. –S. Youn, "10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photodetector" 48 (48): 229-236, 2012