<P>A clock and data recovery (CDR) for the physical layer of DisplayPort at sink side is described. A 1/5-rate linear phase detector (PD) compares the phase of the incoming data with that of sampling clock to recover a clean clock and data. A pa...
http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
https://www.riss.kr/link?id=A107584710
2010
-
SCI,SCIE,SCOPUS
학술저널
2032-2036(5쪽)
0
상세조회0
다운로드다국어 초록 (Multilingual Abstract)
<P>A clock and data recovery (CDR) for the physical layer of DisplayPort at sink side is described. A 1/5-rate linear phase detector (PD) compares the phase of the incoming data with that of sampling clock to recover a clean clock and data. A pa...
<P>A clock and data recovery (CDR) for the physical layer of DisplayPort at sink side is described. A 1/5-rate linear phase detector (PD) compares the phase of the incoming data with that of sampling clock to recover a clean clock and data. A pattern based frequency detector (PBFD) reduces frequency error to be in the pullin-range of the 1/5-rate linear PD. The PBFD reduces the frequency error down to 3.2% before the linear PD starts its operation. The CDR implemented in a 0.13 m CMOS process shows 29-ps rms and 154-ps peak-to-peak jitter in the recovered clock and 10<SUP>-7</SUP> bit error rate (BER) for 2<SUP>31</SUP>-1 pseudorandom binary-sequence (PRBS) input while consuming 87mW from a 1.2-V supply.</P>
Person authentication using face, teeth and voice modalities for mobile device security
Automatic media data rating based on class probability output networks
A hardware framework for smart speaker control of home audio network
Reducing computational overhead of flash translation layer with hashed page tables